

PAG. 4

Technical Program

2017 Selected and Invited Papers covering a wide range of topics in the areas of SOI, 3D Integration and low-voltage, devices, circuits and architectures

PAG. 18

Educational Opportunities

23rd Annual Short Course: *FDSOI. Everything you always wanted to know about FDSOI*
3D Tutorial: *Covering technology, applications, design and CAD for 3DIC*

PAG. 25

Registration Information

Everything you need to know about registering for the 2017 IEEE S3S Conference

2017 IEEE S3S Conference ADVANCE PROGRAM

IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE

43

TABLE OF CONTENTS

General Chair's Message	2	Satellite Functions	21
Conference-at-a-Glance	3	Additional Agenda Items	22
Technical Program	4	Hotel Information	23
3D Tutorial	18	Travel Information	24
FDSOI Short Course	19	Conference Registration	25
Rump Session	20	2017 Committee	27

SPONSORED BY



IEEE S3S CONFERENCE

6930 De Celis Place, #36, Van Nuys, CA 91046
Telephone: (818) 795-3768 manager@s3sconference.org

The organizing committee and I are pleased to invite you to attend the 2017 IEEE S3S Conference to be held on October 16th through 19th, 2017 at the Hyatt Regency San Francisco Airport hotel.

The past year has seen a continuous growth in the interest for low-power electronics and communications. The three technologies at the heart of the IEEE SOI – 3DI – Subthreshold (S3S) Microelectronics Technology Unified Conference's program will help bring to the consumer market, applications as diverse as mmWave transmissions, energy harvesting and energy efficient computing, in a budget-constrained industry.

This year we will gather once again in the very conveniently located Hyatt Regency San Francisco Airport hotel to discuss the upcoming trends of our field.

On Monday October 16th, we will get the point of view of some of our industry leaders during the Plenary Session. Al Fazio, Intel Senior Fellow and Director of Memory Technology Development will discuss the advances made in 3D memories, covering both 3D NAND and 3D XPoint technologies, Geoff Lees, General Manager of the Microcontroller group at NXP Semiconductors will present recent developments and future directions in MCUs, and Ted Letavic, GlobalFoundries's Senior Fellow, will discuss the company's advancement in FDSOI, RFSOI and photonics technologies.

We will also explore and discuss exciting future computer architectures and applications and how the three pillars of our conference will contribute to those through a rump session on AI, deep learning and neuromorphic computing on Monday evening and

two dedicated sessions on Wednesday October 18th.

A full-day shortcourse on FDSOI circuit design will be held on Thursday October 19th, and along with several sessions dedicated to FDSOI circuits, it provides a unique opportunity for circuit designers interested in the technology.

The 3DI part of our program also keeps growing, and the conference will host 5 sessions dealing with various aspects of this growing field. We will also have a 3D tutorial on Tuesday 10/17 afternoon. A satellite workshop organized by Leti and Qualcomm on **CoolCube™/3DVLSI open Workshop** will complement our program. The workshop is dedicated to High Density 3D-IC Technologies including Monolithic 3D Integration (called CoolCube™ Technology at Leti). The extended CoolCube™ project's goals include building a complete ecosystem that takes the technology from design to fabrication. Registration is free and available to S3S attendees. However, since seating is limited, registration is by invitation only. If interested, please send an email to jean-eric.michallet@cea.fr.

We will also have two poster sessions this year. The first one will take place in the evening of Monday 10/16, and will give us the opportunity to discuss presenters' work in more details, during a friendly reception. The second will host posters presented by students participating in the E3S program and will be a preview of the

5th Berkeley Symposium on Energy Efficient Electronic Systems and Steep Transistor Workshop, which will take place October 19-20 at the campus of the University of California, Berkeley. The goal of this event is to bring together researchers in academia, industry, and national labs from around the world working on breakthroughs in next generation low-energy information processing systems.

Together with the satellite events organized by our partners and colleagues, the 2017 edition of the S3S conference will present an even better opportunity than the previous one to gather a broad picture of the quickly developing trends and technology that will shape tomorrow's semiconductor industry.

Our numerous social events in a friendly setting will further provide opportunities to discuss those trends and exchange point of views. Do not miss the Wednesday evening networking reception!

I am looking forward to fruitful discussions with you all during the conference. Your presence is of course key to the event's success, as are the high-quality contributions of all presenters, to which I extend my thanks.

Finally, I thank the organizing committee and the conference manager, for their hard work and for making the conference happen every year.

— Fred Allibert
2017 General Chair

CONFERENCE AT-A-GLANCE

	MONDAY October 16, 2017		TUESDAY October 17, 2017			WEDNESDAY October 18, 2017		THURSDAY October 19, 2017
7:00AM	Breakfast		Breakfast			Breakfast		Breakfast
8:00AM	Session 1: Plenary Speakers		Session 9: RF Circuits	Session 10: Embedded Memories	COOLCUBE™/3DVLSI OPEN WORKSHOP Limited Seating Reserve Early	Session 17: Neuromorphic Computing 1	Session 18: Monolithic 3D 2	FDSOI Short Course
10:00AM	Break		Break			Break		Coffee Break / Discussion
10:20AM	Session 2: Technology Directions and Ecosystem	Session 3: FDSOI Circuits 1	Session 11: SOI Wafers	Session 12: Low Power Circuits 1	3D Tutorial	Session 19: Neuromorphic Computing 2	Session 20: Heterogeneous Integration	FDSOI Short Course
12:20PM	Lunch (on own)		Lunch (on own)			Lunch (on own)		Lunch
1:20PM	Session 4: Advanced SOI Devices 1	Session 5: Monolithic 3D 1	Session 13: Advanced SOI Devices 2	Session 14: Low Power Circuits 2	3D Tutorial	Session 21: FDSOI Circuits 2	Session 22: Precise Wafer Bonding	FDSOI Short Course
2:20PM	Break		Break			Break		Coffee Break / Poster Session
3:20PM	Session 6: Modeling and Charaterization	Session 7: 3D Wafer Stacking	Session 15: Advanced SOI Technology	Session 16: Low Voltage Devices 1	3D Tutorial	Session 23: Low Voltage Device 2	Session 24: Monolithic 3D 3	FDSOI Short Course
3:40PM	Break		Break			Break		Coffee Break / Poster Session
6:00PM	Session 8: Poster Session and Reception		E3S Poster Session and Reception			Awards and Closing Remarks		Networking Reception
8:00PM	Rump Session		Cookout					

MONDAY OCTOBER 16, 2017

7:00AM **CONTINENTAL BREAKFAST**

8:00AM **SESSION 1: PLENARY SPEAKERS**

- 1.1 **3D NAND and 3D XPoint™: 3D Non-Volatile Memories Ushering in a New Era in Scaling, Performance and Applications**
Al Fazio; Senior Fellow at Intel
 - 1.2 **Ultra-low Power Semiconductor Platform Solutions for Intelligent Compute and Connect**
Ted Letavic; Senior Fellow, GLOBALFOUNDRIES
-

10:00AM **BREAK**

10:20AM **SESSION 2: TECHNOLOGY DIRECTIONS AND ECOSYSTEM**

- 2.1 **Scaling the Compute and High Speed Networking Needs of the Data Center with Silicon Photonics**
Robert Blum; Intel, Santa Clara, CA, USA (Invited Speaker)
 - 2.2 **Realizing the Next Growth Wave for Semiconductors and MEMs – A New Approach to Enable Innovative Startups**
D. Armbrust, R. Lazansky, N. Kepler and R. Goldman; Silicon Catalyst, San Jose, CA, USA (Invited Speaker)
 - 2.3 **Why FD SOI and SOI are Important within the Global Electronic Industry**
Handel Jones; IBS, Los Gatos, CA, USA (Invited Speaker)
-

SESSION 3: FDSOI CIRCUITS 1

- 3.1 **Ultra Low Energy Cryptographic Engine Designs and SOTB Chip Fabrication Services in Japan**
Makoto Ikeda, Department of Electrical Engineering and Information University of Tokyo, Bunkyo, Tokyo, Japan (Invited Paper)
- 3.2 **An Implementation of 2RW Dual-Port SRAM Using 65 nm Silicon-on-Thin-Box (SOTB) for Smart IoT**
Y. Yamamoto¹, T. Hasegawa¹, M. Yabuuchi¹, K. Nii¹, Y. Sawada¹, S. Tanaka¹, Y. Shinozaki², K. Ito², H. Shinkawata¹ and S. Kamohara¹; ¹Renesas Electronics Corporation, Tokyo, Japan, ²Nippon Systemware Co. Ltd., Tokyo, Japan
- 3.3 **Power and Performance Comparison of Body Bias in 28HPC and Back Bias in 22FDX**
K. Zhao, J. Wang, J. Li, B. Yang, H. Wang, M. Shen, F. Yu, L. Xu; Shanghai Fudan Microelectronics Group Company Limited, Shanghai, China
- 3.4 **Level-Shifter Free Approach for Multi-VDD SOTB Employing Adaptive Vt Modulation for pMOSFET**
K. Usami¹, S. Kogure¹, Y. Yoshida¹, R. Magasaki¹ and H. Amano²; ¹Shibaura Institute of Technology, Koto-ku, Tokyo, Japan, ²Keio University, Kouhoku-ku, Yokohama, Japan

12:20PM

LUNCH (ON OWN)

1:20PM

SESSION 4: ADVANCED SOI DEVICES 1

- 4.1 FinFETs on Insulator with Silicided Source/Drain**
 H. Zhu, L. Jun, Q. Zhang, H. Yin, H. Zhong, C. Zhao; *Key Laboratory of Microelectronics Devices and Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences and the University of Chinese Academy of Sciences, Beijing, China (Invited Speaker)*
- 4.2 First Demonstration of Symmetric Lateral NPN Transistors on SOI Featuring Epitaxially-Grown Emitter/Collector Regions**
 P. Hashemi, J.-B. Yau, K. K. Chan, T. H. Ning and G. G. Shahidi; *IBM Research Thomas J. Watson Research Center, Yorktown Heights, New York, USA*
- 4.3 Gate Controlled Diode Characteristics of Super Steep Subthreshold Slope PN-Body Tied SOI-FET for High Efficiency RF Energy Harvesting**
 S. Momose¹, J. Ida¹, T. Mori¹, T. Yoshida¹, J. Iwata¹, T. Horii¹, T. Furuta¹, K. Itoh¹, K. Ishibashi², and Y. Arai³; *¹Division of Electrical Engineering, Kanazawa Institute of Technology, Ishikawa, Japan, ²The University of Electro-Communications, Tokyo, Japan, ³High Energy Accelerator Research Org. KEK, Tsukuba, Japan*
- 4.4 A Novel Photodetector Based on the Interface Coupling Effect in Silicon-on-Insulator MOSFETs**
 JN. Deng¹, JH. Shao¹, BR. Lu¹, YF. Chen¹, A. Zaslavsky², S. Cristoloveanu³, M. Bawedin³ and J. Wan¹; *¹State Key lab of ASICs and Systems, School of Information Science and Engineering, Fudan University, Shanghai, China, ²Department of Physics and School of Engineering, Brown University, Providence, Rhode Island, USA, ³IMEP-LAHC, INP-Grenoble/Minattec, Grenoble, France*

SESSION 5: MONOLITHIC 3D 1

- 5.1 3D Nanomagnetic Logic: How Far Beyond CMOS?**
 M. Becherer¹, G. Csaba², G. Žiemys³; *¹Nanoelectronics Technical University Munich, Munich, Germany, ²Pazmany Peter Catholic University, Budapest, Hungary, ³Technical Electronics Technical University Munich, Munich Germany (Invited Speaker)*
- 5.2 Vertically-Composed Fine-Grained 3D CMOS**
 M. Li¹, J. Shi¹, M. Rahman², S. Khasanvis³, S. Bhat¹, C. A. Moritz¹; *¹Electrical and Computer Engineering, University of Massachusetts, USA, ²Computer Science and Electrical Engineering, University of Missouri, USA, ³BlueRISC Inc. USA (Invited Speaker)*

5.3 Double-Gate Si Junction-less n-Type Transistor for High Performance Cu-BEOL Compatible Applications Using 3D Sequential Integration

A. Vandooren, L. Witters, E. Vecchio, E. Kunnen, G. Hellings, L. Peng, F. Inoue, W. Li, N. Waldron, D. Mocuta, N. Collaert; *IMEC, Leuven, Belgium*

5.4 Cost Projections and Benefits for Transistor-Level 3-D Integration with Stacked Nanowires

N. K. Macha, M. Rahman; *Department of Computer Science & Electrical Engineering, University of Missouri Kansas City, Missouri, USA*

3:20PM

BREAK

3:40PM

SESSION 6: MODELING AND CHARACTERIZATION

6.1 Investigations on Contact Punch-Through in 28 nm FDSOI through Virtual Fabrication

B. Vianne¹, P. Morin¹, C. Beylier¹, J.-C. Giraudin¹, S. Desmoulins¹, R. Gonella¹, A. Juncker², D. Fried²; ¹*STMicroelectronics, Crolles, France*, ²*Coventor, Inc, Massachusetts, USA*

6.2 New Method for Individual Electrical Characterization of Stacked SOI Nanowire MOSFETs

B. C. Paz¹, M. Cassé², S. Barraud², G. Reimbold², M. Vinet², O. Faynot² and M. A. Pavanello¹; ¹*Centro Universitário FEI, São Bernardo do Campo, Brazil*, ²*CEA, LETI, MINATEC Campus, Grenoble, France*

6.3 Advanced Characterization Technique for the Extraction of Intrinsic Effective Mobility in Ultra-Thin-Body Strained SOI MOSFETs

M. Seo^{1,2}, H. Bae¹, C.-H. Jeon², B.-H. Lee² and Y.-K. Choi¹; ¹*School of Electrical Engineering, Korea Advanced Institute of Science and Technology Daejeon, Republic of Korea*, ²*Semiconductor Business Samsung Electronics, Yogin-Si, Gyeonggi-Do, Republic of Korea*

6.4 Self-Heating Assessment and Cold Current Extraction in FDSOI MOSFETs

K. Triantopoulos^{1,2}, M. Cassé¹, L. Brunet¹, P. Batude¹, C. Fenouillet-Béranger¹, G. Reimbold¹, G. Ghibaudo²; ¹*CEA, LETI, MINATEC Campus, Grenoble, France*, ²*IMEP-LAHC, Grenoble, France*

6.5 Z²-FET SPICE Model: DC and Memory Operation

S. Martinie¹, J. Lacord¹, O. Rozeau¹, M.-S. Parihar², K. Lee², M. Bawedin², S. Cristoloveanu², Y. Taur³ and J.-C. Barbe¹; ¹*CEA-LETI, Grenoble, France*, ²*University Grenoble Alpes, IMEP-LAHC, Grenoble INP Minatec, Grenoble, France*, ³*University of California, San Diego, USA*

6.6 An Improved Mobility Model for FDSOI TriGate and Other Multi-Gate Nanowire MOSFETs Down to nm-Scaled Dimensions

M. Cassé¹, J. Pelloux-Prayer¹, Z. Zeng², Y.-M. Niquet², F. Triozon¹, S. Barraud¹, G. Reimbold¹; ¹*CEA, LETI, MINATEC Campus, Grenoble, France*, ²*INAC-MEM, LSIM, Grenoble, France*

SESSION 7: 3D WAFER STACKING

- 7.1 TBA**
Sergey Shumarayev; *Intel, CA, USA (Invited Speaker)*
- 7.2 Heterogeneous Integration toward Monolithic 3D Chip**
SH Kim¹, S-K. Kim¹, J-P. Shim¹, D-m. Geum¹, G. Ju¹, H. S. Kim¹, H. J. Lim¹, H. R. Lim¹, J-H. Han¹, CM. Kang², D. S. Lee², J. D. Song¹, W. J. Choi¹, H-j. Kim¹; ¹*Korea Institute of Science and Technology (KIST), Korea, ²Gwangju Institute of Science and Technology (GIST), Korea (Invited Speaker)*
- 7.3 Integration of Si-CMOS and III-V Materials through Multi-wafer Stacking**
K. H. Lee¹, L. Zhang¹, B. Wang¹, S. C. Goh¹, S. Bao^{1,2}, Y. Wang¹, W. A. Sasangka¹, K. E. K. Lee¹, E. Fitzgerald^{1,3}, and C. S. Tan^{1,2}; ¹*Singapore-MIT Alliance for Research and Technology (SMART), Singapore, ²School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, ³Department of Materials Science and Engineering, Massachusetts Institute of Technology, Cambridge, Massachusetts, USA*
- 7.4 A Novel in-Situ Resistance Measurement to Extract IMC Resistivity and Kinetic Parameter for CoSn 3D Stacks**
L. Hou^{1,2}, J. Derakhshandeh¹, J. De Coster¹, T. Wang¹, V. Cherman¹, P. Bex¹, K. J. Rebibis¹, G. Van De Plas¹, G. Beyer¹, E. Beyne¹, I. De Wolf^{1,2}; ¹*IMEC, Leuven, Belgium, ²Dept. Material Engineering, KU Leuven, Leuven, Belgium*

6:00PM

SESSION 8: POSTER SESSION AND RECEPTION

- 8.1 Low Temperature Influence on Long Channel STI Last Process Relaxed and Strained Ge pFinFETs**
A.V. Oliveira^{1,2}, P.G.D. Agopian^{1,3}, J.A. Martino¹, E. Simoen², J. Mitard², L. Witters², N. Collaert² and C. Claeys^{2,4}; ¹*LSI/PSI/USP, University of São Paulo, São Paulo, Brazil, ²Imec, Leuven, Belgium, ³UNESP, Campus de São João da Boa Vista, Brazil, ⁴E.E. Dept., KU Leuven, Belgium*
- 8.2 Impact of the Zn Diffusion Process at the Source Side of InXGa_{1-X}As nTFETs on the Analog Parameters Down to 10 K**
C. Bordallo¹, J. Martino¹, P. Agopian^{1,2}, A. Alian³, Y. Mols³, R. Rooyackers³, A. Vandooren³, A. Verhulst³, E. Simoen³, C. Claeys^{3,4}, N. Collaert³; ¹*LSI/PSI/USP, University of São Paulo, São Paulo, Brazil, ²UNESP, Univ. Estadual Paulista, São João da Boa Vista, Brazil, ³Imec, Leuven, Belgium, ⁴E.E. Dept, KU Leuven, Leuven, Belgium*
- 8.3 Ultra Low Power Inductorless Low Noise Amplifier: Comparison of FDSOI Technologies**
J. Zaini^{1,2}, F. Hameau¹, B. Martineau¹, T. Taxis², D. Morche¹ and P. Audebert¹; ¹*CEA, LETI, MINATEC Campus, Grenoble, France, ²IMS Laboratory, University of Bordeaux, Talence, France*
- 8.4 Is there a Zero Temperature Bias Point (ZTC) on Back Enhanced (BE) SOI MOSFET?**
L. S. Yojo¹, R. C. Rangel^{1,2}, K. R. A. Sasaki¹, J. A. Martino¹; ¹*LSI/PSI/USP, University of São Paulo, São Paulo, Brazil, ²FATEC-SP, Faculdade de Tecnologia de São Paulo, São Paulo, Brazil*

- 8.5 New Method for Observing Self-Heating Effect Using Transistor Efficiency Signature**
 C. A. B. Mori¹, P. G. D. Agopian^{1,2}, J. A. Martino¹; ¹LSI/PSI/USP, University of São Paulo, São Paulo, Brazil, ²São Paulo State University (UNESP), São João da Boa Vista, Brazil
- 8.6 Lateral Spacers Influence on the Effective Channel Length of Junctionless Nanowire Transistors**
 R. Trevisoli, R. T. Doria, M. de Souza, M. A. Pavanello; *Centro Universitário FEI São Bernardo do Campo, Brazil*
- 8.7 Definite Influence of Substrate-Contact Condition on SOI Substrate Impedance Parameters**
 I. Yarita, S. Shingo and Y. Omura; *Kansai University, Suita, Osaka, Japan*
- 8.8 Study of Process Transconductance for Understanding Gate Capacitance of FDSOI NCFET**
 S. Qureshi and S. Mehrotra; *Department of Electrical Engineering, Indian Institute of Technology Kanpur, India*
- 8.9 Improving Solder Wetting of Micro Bumps on Metal Pads Using Metallic or Organic Pad Coatings**
 I. De Preter, L. Hou, J. Derakhshandeh, P. Bex, F. Fodor, V. Cherman, K. J. Rebibis, A. Miller, G. Beyer, E. Beyne; *IMEC, Leuven, Belgium*
- 8.10 PVT Compensation in Mie Fujitsu 55 nm DDC: A Standard-Cell Library Based Comparison**
 T. C. Müller^{1,2}, J-L. Nagel¹, M. Pons¹, D. Séverac¹, K. Hashiba³, S. Sawada³, K. Miyatake³, S. Emery¹, A. Burg²; ¹CSEM, Neuchâtel, Neuchâtel, Switzerland, ²École polytechnique fédérale de Lausanne, Lausanne, Vaud, Switzerland, ³Mie Fujitsu Semiconductor Ltd., Yokohama, Kanagawa, Japan
- 8.11 Theoretical Models for Low-Frequency Noise Behaviors of Buried-Channel MOSFETs**
 Y. Omura and S. Sato; *Dept. of Electric, Electronics and Information Eng., Kansai University and ORDIST of Kansai University, Yamate-cho, Suita, Osaka, Japan*
- 8.12 14nm FinFET Technology SRAM Cell Margin Evaluation and Analysis by Local Layout Effect**
 S. Y. Mun¹, D. Burnett², KY Lim¹, S. Parihar², Y. Shi¹, H-C. Lo¹, W. Hong¹, K. Lee¹, O. Hu¹, J. Versaggi¹, C. Jerome¹, L. Lee¹, S. Samavedam¹, DK Sohn¹; ¹ATD 14NM Device, GLOBALFOUNDRIES, Malta, NY, USA, ²Global Memory Solutions, GLOBALFOUNDRIES, Austin, TX, USA
- 8.13 Design Optimization for NEM Relays Implemented in BEOL Layers**
 U. Sikder, T-J. King Liu; *Intel Department of EECS University of California, Berkeley, CA, USA*
- 8.14 Energy-Delay Tradeoffs of Low-Voltage Dual Mode Logic in 28nm FD-SOI**
 R. Taco¹, I. Levi¹, M. Lanuzza², A. Fish¹; ¹Bar-Ilan University, Ramat-Gan, Israel, ²Univeristy of Calabria, Rende, Italy

- 8.15 A 2.9nW Ultra-Low Power Ripple-Voltage MPPT for Autonomous Miniature Sensor Nodes**
 K. Lundager, and F. Moradi; *Department of Electrical and Computer Engineering, Aarhus University, Aarhus, Denmark*
- 8.16 Hump-Effect Impact on Subthreshold VLSI Circuit**
 M.Coustans¹, F. Krummenacher¹, M. Kayal¹, D. Gauthey², S. Rota², A. Acovic³, P. Habas³, R. Meyer³; ¹*Swiss Federal Institute of Technology (EPFL) Lausanne, Switzerland*, ²*The Swatch Group Research and Development Ltd, Marin-Epagnier, Switzerland*, ³*EM Microelectronic-Marin SA, Marin-Epagnier, Switzerland*
- 8.17 Differential Input Output CMOS (DINO-CMOS) – High performance and Energy Efficient Logic Family**
 M. Haber¹, I. Levi¹, Y. Joshua² and A. Fish²; ¹*Student Member IEEE*, ²*Member IEEE*
- 8.18 Secured Dual-Rail-Precharge Mux-Based (DPMUX) Symmetric-Logic for Low Voltage Applications**
 D. Z. Zabib, I. Levi, A. Fish, O. Keren; *Faculty of Engineering, Bar-Ilan University, Israel*
- 8.19 STI Techniques for Isolation of RF-SOI Devices**
 S. Adusumilli, S. Shank, J. Ellis-Monaghan, C-h. Teng, M. Levy, A. Stamper; *RF Technology Development, Fab 9, GLOBALFOUNDRIES, Essex Junction Vt, USA*

8:00PM

RUMP SESSION

TUESDAY OCTOBER 17, 2017

7:00AM **CONTINENTAL BREAKFAST**

8:00AM **SESSION 9: RF CIRCUITS**

- 9.1 Opportunity of CMOS FD-SOI for RF Power Amplifier**
B. Martineau, E. Mercier and P. Vincent; *CEA-LETI, Grenoble, France Université de Grenoble-Alpes, Grenoble, France*
- 9.2 A High-Efficiency Single-Stage Power Amplifier for WLAN 802.11ac in 22nm FDSOI**
S. T. Lee, A. Bellaouar and S. Embabi; *Globalfoundries, Richardson, TX, USA*
- 9.3 A Study of Interferences inside An RF Switch Array in 45nm SOI CMOS**
C. Wang¹, F. Lu¹, Q. Chen¹, F. Zhang¹, C. Li¹, D. Wang², and A. Wang¹; ¹*Dept. of ECE, University of California, Riverside, CA, USA;* ²*Global Foundries, USA*
- 9.4 Improving Noise and Linearity of CMOS Wideband Inductorless Balun LNAs for 10-GHz Software-Defined Radios in 28nm FDSOI**
C. Gimeno, F. Stas, G. de Streeel, D. Bol, and D. Flandre; *ICTEAM Institute, Université Catholique de Louvain, Louvain-la-Neuve, Belgium*
- 9.5 A Wide Range 60 GHz VCO Using Back-Gate Controlled Varactor in 22 nm FDSOI Technology**
C. Zhang¹ and M. Otto²; ¹*GLOBALFOUNDRIES, Austin, TX, USA,* ²*GLOBALFOUNDRIES, Dresden, Germany*
-

SESSION 10: EMBEDDED MEMORIES

- 10.1 HfO₂ Based Ferroelectric Memories: From Physical Modeling to Circuit Models of Ferroelectric Memory Devices**
Milan Pesic; *NaMLab gGmbH, Dresden, Germany (Invited Speaker)*
- 10.2 Review of Progress in Understanding the Electron Transport Properties of Amorphous Chalcogenide Phase Change Semiconductors**
J. Liu; *Department of Electrical Engineering, University of Washington, Seattle, WA, USA (Invited Speaker)*
- 10.3 TBA**
Luc Thomas; *Headway Technologies Inc., Milpitas, CA, USA (Invited Speaker)*
- 10.4 32Kb Innovative Fuse (I-Fuse) Array in 22nm FD-SOI with 0.9V/1.4mA Program Voltage/Current and 0.744um² Cell**
S. Chung, W-K. Fang, J. Lin, W-H. Yu, and JY Hsiao; *Attopsemi Technology Co., LTD, Hsinchu, Taiwan*
-

10:00AM **BREAK**

10:20AM

SESSION 11: SOI WAFERS

- 11.1 Novel CV/GV Technique for Top and Bottom BOX Interfaces Traps Density Extraction on FDSOI Wafers**
 W. Vandendaele¹, C. Malaquin², A. Ghorbel², M. Cassé¹, F. Allibert², G. Reimbold¹;
¹CEA LETI - MINATEC Campus, Grenoble, France, ²SOITEC SA, Parc Technologique des Fontaines, Bernin, France
- 11.2 A SPDT RF Switch Small- and Large-Signal Characteristics on TR-HR SOI Substrates**
 B. Kazemi Esfeh¹, S. Makovejev², F. Allibert³ and J.-P. Raskin¹; ¹ICTEAM, Université catholique de Louvain, Louvain-la-Neuve, Belgium, ²Incize, Louvain-la-Neuve, Belgium, ³Soitec, Bernin, France
- 11.3 Time-Dependent V_{th} Shift of Silicon on Thin BOX under Large Back Bias**
 Y. Yamamoto, H. Makiyama, T. Hasegawa, S. Okanishi, K. Maekawa, H. Shinkawata and Y. Yamaguchi; *Renesas Electronics Corporation Device Technology Division, Advanced Device Technology Department, Hitachinaka-shi Ibaraki, Japan*
- 11.4 Enhanced Silicon-On-Insulator Platform Enabling New Structures and Applications**
 A. Haapalinna¹, T. Aalto²; ¹Okmetic Oy, Vantaa, Finland, ²VTT, Espoo, Finland

SESSION 12: LOW POWER CIRCUITS 1

- 12.1 FDSOI Body-Biasing Techniques for Circuit Design Optimization**
Ravi Vaidyanathan, Paul Grudowski; NXP Semiconductors (Invited Speaker)
- 12.2 A 28 nW CMOS Supply Voltage Monitor for Adaptive Ultra-Low Power IoT Chips**
 D. A. Kamakshi, H. N. Patel, A. Roy, and B. H. Calhoun; *Dept. of Electrical Engineering, University of Virginia, Charlottesville, Virginia, USA*
- 12.3 Design Margin Elimination Through Robust Timing Error Detection at Ultra-Low Voltage**
 H. Reyserhove and W. Dehaene; *KU Leuven, ESAT-MICAS, Kasteelpark Arenberg, Leuven, Belgium*
- 12.4 A Subthreshold 30pJ/bit Self-timed Ring Based True Random Number Generator for Internet of Everything**
 M. Coustans¹, C. Terrier², T. Eberhardt², S. Salgado², A. Cherkaoui³, L. Fesquet³;
¹Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland, ²EM Microelectronic-Marin SA, Marin-Epagnier, Switzerland, ³Univ. Grenoble Alpes & CNRS, TIMA, Grenoble, France
- 12.5 0.45v and 18µA/MHz MCU SOC with Advanced Adaptive Dynamic Voltage Control (ADVC)**
 U. Zangi¹, N. Feldman¹, J. Shor², A. Fish²; ¹PLSense, Yokneam Israe, ²Bar Ilan University, Ramat Gan, Israel

12:20PM **LUNCH** *(ON OWN)*

1:20PM **SESSION 13: ADVANCED SOI DEVICES 2**

13.1 3D Technologies for Analog/RF Applications

Anne Vandorren; imec, Leuven, Belgium (Invited Speaker)

13.2 Advanced FDSOI Design: The U-channel Device for 7nm Node and Beyond

R. Muralidhar, R. Dennard, T. Ando, I. Lauer, and T. Hook; IBM T J Watson Research Center, Yorktown heights, NY (Invited Speaker)

13.3 Gate-induced vs. implanted body doping impact on Z²-FET DC operation

C. Navarro¹, F. Gamiz¹, N. Rodriguez¹, L. Donetti¹, C. Sampedro¹, S. I. Kim², Y. T. Kim², S. Cristoloveanu³; ¹University of Granada, Granada, Spain, ²Korean Institute of Technology, Seoul, Republic of Korea, ³IMEP-LAHC, Grenoble, France

13.4 Experimental Comparative Analysis between Junctionless and Inversion Mode Nanowire Transistors down to 10 nm-Long Channel Lengths

R. T. Doria¹, R. Trevisoli¹, M. de Souza¹, M. A. Pavanello¹, M. Vinet², M. Cassé², O. Faynot²; ¹Centro Universitário FEI, São Bernardo do Campo, Brazil, ²CEA, LETI, Minatec Campus, Grenoble, France

SESSION 14: LOW POWER CIRCUITS 2

14.1 On the Road Towards Commercializing Ultra-Low-Vdd SoC for Internet-of-Things

Yu Pu; Qualcomm Research (Invited Speaker)

14.2 Optimizing TSPC Frequency Dividers for Always-On Low-Frequency Applications in 28nm FDSOI CMOS

P. Xu and D. Bol; ECS group, ICTEAM institute, Université catholique de Louvain, Belgium

14.3 An Ultra-Low-Power Dual-Phase Latch Based Digital Accelerator for Continuous Monitoring of Wheezing Episodes

P. Gonzalez-Guerrero and M. Stan; University of Virginia

14.4 An Ultra-Low-Power FPGA for IoT Applications

H. Qi, O. Ayorinde, and B. H. Calhoun; Dept. of Electrical and Computer Engineering, University of Virginia, Charlottesville, Virginia, USA

3:20PM **BREAK**

3:40PM

SESSION 15: ADVANCED SOI TECHNOLOGY

15.1 How to Leverage SOI Platforms to Achieve Optimum Power Efficiency?
Manuel Sellier; *Soitec (Invited Speaker)*

15.2 TBA
Franck Arnaud; *STMicroelectronics, Crolles, France (Invited Speaker)*

SESSION 16: LOW VOLTAGE DEVICES 1

16.1 New Steep-Slope Device of Comprehensive Properties Enhancement with Hybrid Operation Mechanism for Ultra-Low-Power Applications
R. Huang, Q. Huang, Y. Zhao, C. Chen, R. Jia, C. Wu, J. Wang, L. Guo and Y. Wang; *Peking University, Peking, China (Invited Speaker)*

16.2 Experimental Analysis of Differential Pairs Designed with Line Tunnel FET Devices
M. D. V. Martino¹, J. A. Martino¹, P. G. D. Agopian^{1,2}, R. Rooyackers³, E. Simoen³, N. Collaert³, and C. Claeys^{3,4}; ¹LSI/PSI/USP, University of São Paulo, São Paulo, Brazil, ²São Paulo State University (UNESP), Campus São João da Boa Vista, Brazil, ³Imec, Leuven, Belgium, ⁴E.E. Dept, KU Leuven, Leuven, Belgium

16.3 A 11.5pW/bit 400mV 5T Gain-Cell eDRAM for ULP Applications in 28nm FD-SOI
R. Giterman, A. Teman, and A. Fish; *Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel*

16.4 Investigation of Short-Channel Effects in 2D Negative-Capacitance Field-Effect Transistors
W-X. You, C-P. Tsai, and P. Su; *Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Taiwan*

6:00PM

E3S POSTER SESSION AND RECEPTION

8:00PM

COOK OUT

WEDNESDAY OCTOBER 18, 2017

7:00AM **CONTINENTAL BREAKFAST**

8:00AM **SESSION 17: NEUROMORPHIC COMPUTING 1**

- 17.1 The N3XT Technology for Brain-Inspired Computing**
Philip Wong; Stanford University, Stanford CA, USA (Invited Speaker)
- 17.2 System-Level Benchmark of Synaptic Device Characteristics for Neuro-Inspired Computing**
P.-Y. Chen, X. Peng, and S. Yu; School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ
- 17.3 Machine Intelligence through 3D Waferscale Integration**
Arvind Kumar, IBM T.J. Watson Research Center, Yorktown Heights, NY, USA (Invited Speaker)
-

SESSION 18: MONOLITHIC 3D 2

- 18.1 Monolithic Integration of Multiple III-V Semiconductors on Si for Nanoelectronics**
Heinz Schmid; IBM Research, Zürich, Switzerland (Invited Speaker)
- 18.2 GOI fabrication for Monolithic 3D integration**
A. Abedin, L. Zurauskaitė, A. Asadollahi, K. Garidis, G. Jayakumar, B.G. Malm, P.-E. Hellström and M. Östling; Department of Electronics KTH Royal Institute of Technology Stockholm, Sweden*
- 18.3 A 1,000x Improvement in Computer Systems by Bridging the Processor-Memory Gap**
Z. Or-Bach; Monolithic 3D Inc., San Jose, CA
-

10:00AM **BREAK**

10:20AM **SESSION 19: NEUROMORPHIC COMPUTING 2**

- 19.1 Analog Circuits for Mixed-Signal Neuromorphic Computing Architectures in 28 nm FD-SOI Technology**
N. Qiao and G. Indiveri; Institute of Neuroinformatics University of Zurich and ETH Zurich Zurich, Switzerland (Invited Speaker)

19.2 TBA

Zhengya Zhang; *University of Michigan, Ann Arbor, MI, USA (Invited Speaker)*

19.3 Three-Dimensional Wafer Scale Integration for Ultra large Scale Cognitive Systems

Zhe Wan and S.S. Iyer; *UCLA, Los Angeles, CA, USA (Invited Speaker)*

19.4 TrueNorth: from Hardware to Ecosystem

John Arthur; *IBM Research (Invited Speaker)*

SESSION 20: HETEROGENEOUS INTEGRATION

20.1 TBA

Dimitri Strukov; *University of Santa Barbara, Santa Barbara, CA, USA (Invited Speaker)*

20.2 New Thermal Management Approach for Transistor-level 3-D Integration

M. A. Iqbal, M. Rahman; *Computer Science Electrical Engineering, University of Missouri-Kansas City, Kansas City, MO, USA*

20.3 Hybrid Silicon CMOS-Carbon Nanotube Cryptographic Key Generator

D. Armstrong, B. Nasri, R. Karri, and D. Shahrjerdi; *Electrical and Computer Engineering, New York University, Brooklyn, New York*

20.4 Die-Level Processing for 3-D Monolithic Integration of Piezoelectric MEMS on CMOS

A. R. Colon-Berrios, H. Edrees, D. De Godoy, P. Kinget and I. Kymissis; *Electrical Engineering Department, Columbia University, New York, NY, USA*

12:20PM

LUNCH (ON OWN)

1:20PM

SESSION 21: FDSOI CIRCUITS 2

21.1 System Level FDSOI Exploration and Integration

Jeff Cunningham; *NXP Semiconductors (Invited Speaker)*

21.2 A 65-nm SOTB Implementation of a Physically Unclonable Function and Its Performance Improvement by Body Bias Control

Y. Hori, T. Katashita, and Y. Ogasahara; *National Institute of Advanced Industrial Science and Technology (AIST) Tsukuba Central 2, Tsukuba, Ibaraki, Japan*

21.3 Physical Implementation of Low Power SoC Chip in SEC 28nm FD-SOI

J. Zhu; *VeriSilicon, Shanghai, China*

21.4 A 0.148nJ/conversion 65nm SOTB Temperature Sensor LSI Using Thermistor-defined current source

S. Nii and K. Ishibashi; *The University of Electro-Communications Tokyo, Japan*

SESSION 22: PRECISION WAFER BONDING

22.1 1 μ m Pitch Direct Hybrid Bonding with <300nm Wafer-to-Wafer Overlay Accuracy

A. Jouve¹, V. Balan¹, N. Bresson¹, C. Euvrard-Colnat¹, F. Fournet¹, Y. Exbrayat¹, G. Mauguen¹, M. Abdel Sater¹, C. Beitia¹, L. Arnaud¹, S. Cheramy¹, S. Lhostis², A. Farcy², S. Guillaumet², S. Mermoz²; ¹CEA, LETI, University Grenoble Alpes, Grenoble, France MINATEC Campus, Grenoble, France, ²STMicroelectronics, Crolles, France

22.2 Mass Production Equipment Technology for 300mm Wafer-Level Fusion Bonding

T. Kawauchi; 3D-Integration Division, Tokyo Electron Limited (Invited Speaker)

3:20PM

BREAK

3:40PM

SESSION 23: LOW VOLTAGE DEVICES 2

23.1 Investigation of Backgate-Biasing Effects on Ultra-Thin-Body GeSn Based Tunneling FET

H. Wang¹, G. Han¹, Y. Liu¹, J. Zhang¹, Y. Hao¹, X. Jiang²; ¹State Key Discipline Laboratory of Wide Band Gap Semiconductor Technology, School of Microelectronics, Xidian University, Xi'an, Shaanxi, China, ²State Key Laboratory of Supperlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences, Beijing China

23.2 Balancing Pull-In and Adhesion Stability Margins in Non-Volatile NEM switches

G. Usai¹, L. Hutin¹, U. Sikder², J. L. Muñoz-Gamarra¹, T. Ernst¹, T. J. King Liu², M. Vinet¹; ¹CEA Leti Minatec Campus, Grenoble, ²University of California at Berkeley, EECS Department, Berkeley, CA

23.3 Projected Performance of Experimental InAs/GaAsSb/GaSb TFET as Millimeter-Wave Detector

J. Zhang¹, C. Alessandri¹, P. Fay¹, A. Seabaugh¹, T. Ytterdal², E. Memisevic³ and L. E. Wernersson³; ¹Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN, USA, ²Department of Electronic Systems Norwegian University of Science and Technology Trondheim, Norway

23.4 High-Density SRAM Voltage Scaling Enabled by Inserted-Oxide FinFET Technology

Y-T. Wu¹, M-H. Chiang¹, J. F. Chen¹, F. Ding², D. Connelly², and T-J. King Liu²; ¹Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Taiwan, R.O.C, ²Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, CA, USA

- 23.5 Analog Performance of Self-Cascode SOI Nanowires nMOSFETs Aiming at Low-Power Applications**
 R. Assalti¹, M. de Souza¹, M. Cassé², S. Barraud², G. Reimbold², M. Vinet² and O. Faynot²; ¹*Department of Electrical Engineering, Centro Universitário FEI, São Bernardo do Campo, Brazil*, ²*Département des Composants Silicium – SCME/LCTE, CEA-LETI Minatec, Grenoble, France*

SESSION 24: MONOLITHIC 3D 3

- 24.1 Layered Semiconductors for Monolithic 3D Integration**
 Angada Sachid; *UC Berkeley, Berkeley, CA, USA (Invited Speaker)*
- 24.2 Reliability Analysis on Low Temperature Gate Stack Process Steps for 3D Sequential Integration**
 A.Tsiara^{1,2}, X.Garros¹, C.-M.V.Lu¹, C.Fenouillet-Béranger¹, P.Batude¹, R.Gassilloud¹, F.Martin¹, O.Faynot¹, G.Ghibaudo² and G.Reimbold¹; ¹*CEA, LETI, MINATEC Campus, IMEP-LAHC*
- 24.3 Towards 500°C SPER activated devices for 3D Sequential Integration**
 J. Micout^{1,2}, B. Sklenard¹, P. Batude¹, R. Berthelon^{1,3}, Q. Rafhay², J. Lacord¹, B. Mathieu¹, L. Pasini^{1,2,3}, Z. Saggi¹, V. Delaye¹, L. Brunet¹, C. Fenouillet-Beranger¹, S. Joblot³, F. Mazon¹, V. Mazzocchi¹, J-P. Colinge¹, G. Ghibaudo² and M. Vinet¹; ¹*CEA, Leti, MINATEC Campus, Univ. Grenoble Alpes*, ²*IMEP-LAHC, MINATEC/INPG, Univ. Grenoble Alpes*, ³*STMicroelectronics*
- 24.4 A Partitioning-Free Methodology for Optimized Gate-Level Monolithic 3D Designs**
 O. Billoint¹, M. Brocard¹, S. Thuries¹, G. Berhault¹, H. Sarhan²; ¹*Univ. Grenoble Alpes, Grenoble, France*, ²*MENTOR GRAPHICS, Montbonnot-Saint-Martin, France*
- 24.5 Generalized Cost Model for 3D Systems**
 D. Gitlin¹, M. Vinet², S. Cheramy², H. Metras², O. Faynot², T. Signamarcheix² and J-R. Lequepeys²; ¹*Scientific Advisor & Independent Consultant to CEA-Leti Palo Alto, CA*, ²*CEA Leti, MINATEC Campus, Grenoble, France*

AWARDS AND CLOSING REMARKS

3D TUTORIAL

TUESDAY 2:20PM

THIS TUTORIAL IS INCLUDED IN THE CONFERENCE TECHNICAL PROGRAM REGISTRATION

Three dimensional chips stacked using Through Silicon Via (TSV) technology has been under consideration and the subject of intensive research for several years now.

This tutorial covers the technology, applications, design and CAD for 3DIC. The technology will be introduced, including TSVs, face to face technologies, integration options and interposers. Applications will be discussed as driven by cost, performance and power efficiency needs.

Examples will be given from the commercial world and the author's own research. CAD and CAD-driven design will be covered including verification, test, and thermal evaluation.

Topics that will be covered are:

Design for 2.5D- and 3D-Stacked ICs

PAUL FRANZON, *NORTH CAROLINA STATE UNIVERSITY*

1. 3DIC Motivation
2. 3DIC Manufacturing
3. 3DIC Design
4. Test
5. Conclusions and Future Perspectives

Overview of Monolithic 3D IC Processing

ZVI OR-BACH, *MONOLITHIC 3D™ INC.*

1. Forming the Silicon Layer: Crystallization, layer transfer
2. Forming Transistors: Modify process, split hot/cold, shield the underlying structure
3. Transfer Yet Align: Smart process, precise bonder, smart alignment
4. Non CMOS Transistors: CNT, mechanical and triode base transistors.
5. New Breakthroughs: Monolithic 3D using current fab process
6. Killer Application: Solving the memory wall

FDSOI SHORT COURSE

THURSDAY FULL DAY COURSE

THE FDSOI SHORT COURSE IS AVAILABLE FOR AN ADDITIONAL FEE AND INCLUDES A LIGHT BREAKFAST AND LUNCH. PRESENTATION MATERIALS WILL BE PROVIDED ON A USB DRIVE.

On Thursday, the IEEE S3S Conference will host a full-day FDSOI Short Course, which brings in experts from the academia and industry to teach different aspects of circuit design in FDSOI.

Given the FDSOI technology offering at multiple foundries and multiple nodes, including 65nm, 28nm and 22nm, we believe this is a unique and timely opportunity for circuit designers to learn first-hand from distinguished experts and bring in their questions and concerns.

In addition to the following lectures, EDA vendors, IP vendors and foundry technologists will be available for in-depth discussions during break-outs and poster session.

8:00AM	Welcome
8:30AM	Fundamentals of FDSOI Design Yoshiki Yamamoto; <i>Renesas</i> Body Biasing Techniques and Body Bias Generators Andreas Burg; <i>EPFL</i>
10:00AM	COFFEE BREAK - Discussion with EDA & IP Vendors
10:30AM	FDSOI Platforms and Applications Jeff Cunningham; <i>NXP Semiconductors</i> TBA Jiong Zhu; <i>Verisilicon</i>
12:00PM	LUNCH (<i>Provided with course</i>)
	Ultra-Low Voltage and Ultra-Low Power Designs for IoT Sebastien Thuries; <i>CEA Leti</i> High Speed Analog Design Yusuf Lebleblici; <i>EPFL</i>
3:00PM	COFFEE BREAK - Discussion with EDA & IP Vendors Poster Session
4:15AM	Analog and RF Design in FDSOI Carlo Tinella; <i>Asygn</i> RF Design in FDSOI Baudouin Martineau; <i>Leti</i>

RUMP SESSION

MONDAY 8:00PM

SEMICONDUCTOR TECHNOLOGIES DRIVING ARCHITECTURES FOR BRAIN-LIKE EFFICIENT AI

ALI KESHAVARZI; *Leading Edge Research, LLC (Moderator)*

AI is enabling a variety of applications such as voice and image recognition cost-effectively with low power. As such it is receiving a wide range of attention in public. AI is highly debated among technical communities while commercial companies are rushing for business opportunities. Semiconductor materials, devices, integration techniques and technologies are being probed to enable architectures for AI systems and applications.

Silicon-based semiconductor technology has driven efficient compute per watt for example in the case of application processors utilizing advanced technology nodes with established von Neumann architecture in pervasive mobile devices. Energy-efficient computing measured in MIPS/W is paramount for AI and for the future. The key question is: What drives MIPS/W to achieve efficiency in the range of human brain? What semiconductor technologies will guide architectures behind brain-like energy-efficient computing that is required for AI?

A panel of experts will be discussing and debating various technical directions and market opportunities while exploring various approaches. Technical topics span the range of materials/processes/devices/circuits/integration schemes that are driving architectures toward establishing power efficient AI.

SATELLITE FUNCTIONS

E3S POSTER SESSION AND RECEPTION

Tuesday 6:00 PM

5th Berkeley Symposium on Energy Efficient Electronic Systems and Steep Transistor Workshop

The 2017 Berkeley Symposium on Energy Efficient Electronic Systems will take place October 19-20 at the campus of the University of California, Berkeley. Established in 2009 the goal of this event is to bring together researchers in academia, industry, and national labs from around the world working on breakthroughs in next generation low-energy information processing systems. This year, the Berkeley Symposium will join forces with the Steep Transistors Workshop in a two-day event to further expand its reach and impact. The joint event will focus on the challenges and opportunities in low-energy information processing systems, extending from new low-power nanoelectronic devices, through circuit design, chip-scale architecture, short-range interconnects, long-range interconnect, networks, software, storage systems, servers data centers and supercomputers.

On Tuesday, October 17, we host a poster session and reception covering some of the work that will be presented at E3S to give a glimpse of this symposium to S3S attendees.

COOLCUBE™/3DVLSI OPEN WORKSHOP

Tuesday

This year, Leti and Qualcomm are organizing a CoolCube™/3DVLSI open Workshop dedicated to High Density 3D-IC Technologies including Monolithic 3D Integration (called CoolCube™ Technology at Leti).

The extended CoolCube™ project's goals include building a complete ecosystem that takes the technology from design to fabrication. A first CoolCube™/3DVLSI open Workshop was organized by Leti and Qualcomm in San Diego back in 2014. Now, the Workshop has become a forum for industrial partners and ecosystem to share research and development progress in making innovative High Density 3D technologies a truly feasible path towards 3DVLSI industrialization for reliable and cost effective products.

An agenda will be sent early September. A first session will be dedicated to update on Technologies and Design Enablement by both Leti and Qualcomm. Then during a second session, all partners and attendees are invited to share ideas, solutions, studies and progress related to the emerging 3D-IC technologies.

Registration is free and available to S3S attendees.

Since seating is limited, registration is by invitation only.

If interested, please send an email to jean-eric.michallet@cea.fr

OTHER FUNCTIONS

COOKOUT

Tuesday 8:00PM

Our conference would not be complete without our cookout. Combining great food and pleasant company is all part of what makes our conference so special. The cookout is another great way to network and meet your fellow attendees. Relax and enjoy yourself.

HOSPITALITY SUITE

Monday thru Wednesday 10:00AM to 6:00PM

This year we will have for our member's convenience a hospitality suite located in the hotel. This will be a location that everyone will have access to during conference hours. Think of it as a place where you can get away from conference proper. Sit down in comfortable surroundings and enjoy a conversation with colleagues. Have a light refreshment and just get away from things for a few minutes.

BREAKFAST

Monday thru Wednesday 7:00AM to 8:00AM

Remember to start your day right!

One of the perks of the Technical or Combined Membership is a light breakfast daily (Monday thru Wednesday). Don't worry, our breakfast also includes coffee for those who need more than a bite of food to get them started.

Networking Reception

Wednesday Following Conference Close

Saying good-bye is never easy.

So why not extend your stay a little while and join us for an evening of networking.

Whether you are joining us Friday for the FDSOI Short Course or just hanging out waiting for your pl. Our Wednesday evening reception is a great way to close out the technical portion of the conference.

HYATT REGENCY SAN FRANCISCO AIRPORT

1333 Bayshore Highway, Burlingame, CA 94010
+1 (650) 347-1234 <http://sanfranciscoairport.regency.hyatt.com>

Located in Burlingame, California, the [Hyatt Regency San Francisco Airport](#) hotel allows visitors to access the Bay Area with ease. The Hyatt Regency SFO provides a convenient location for any traveler with close proximity to San Francisco International Airport and the city.

The Hyatt Regency San Francisco Airport just completed a full renovation of their guestrooms rooms. Just minutes from San Francisco International Airport (SFO), our Burlingame hotel offers free Wi-Fi, in the sleeping rooms. A complimentary 24-hour airport shuttle service is available for your convenience.

Looking for a bite to eat? The [3SIXTY Restaurant](#) offers fresh, health-conscious food items for those with no time to wait and a comfortable and entertaining surrounding for diners looking for a more traditional restaurant environment. Open from 6:30am to 10:00pm daily. There are also restaurants within a reasonable walking distance of the facility as well as others within a short drive.

Hotel Rates

The Hyatt Regency San Francisco Airport is pleased to offer a special discounted rate of \$239.00 plus 12% occupancy tax single/double occupancy for conference attendees.

The rate will be good from Saturday, October 14th, 2017 thru Friday, October 19th, 2017 and are available three days prior and post if you wish to take a little extra time in the area. A major credit card or deposit will be needed when you make a reservation to guarantee your room

Our conference is in the heart of the tourist season in the bay area. As such, please make sure to reserve your room by September 16, 2016 to ensure availability. If you have a problem making a reservation, please contact the Conference Manager for assistance. manager@s3sconference.org

All hotel reservations must be made by **5:00pm PST, 20 September 2017**.

Student Rate Rooms

We have a few rooms available for students at a discounted rate. First priority will go to those students who are presenting papers. Please contact manager@S3Sconference.org for assistance.

Government Rate Rooms

Government rates are available at the prevailing rate. If you qualify for this rate, you will need to use this [Government Rate Link](#) to reserve your room. Please make sure when registering for your room, it is the same name you have registered with the conference.

Make a Reservation

Use the following link to reserve your room today! **RESERVE YOUR ROOM NOW**

Visit our [website](#) for additional hotel information

AIRPORT..... The nearest international airports is [San Francisco International Airport \(SFO\)](#). This is largest airport and has the most options for both international and domestic travel. The Hyatt Regency San Francisco Airport offers free shuttle service from this airport only.

[San Jose International Airport \(SJC\)](#), is a smaller airport located 33 miles away. Standard travel time between this airport and the Hyatt Regency San Francis-co Airport is approximately 40 minutes via auto.

SHUTTLE SERVICE..... The Hyatt San Francisco Airport offers a free 24-hour shuttle to and from San Francisco Airport. The shuttles run every 10 to 15 minutes from 5am to mid-night. It runs every 30 minutes between midnight and 5am. The shuttle can be picked up on the Upper level (not the baggage level) in the area clearly marked for Hotel Shuttles.

If you are traveling in from San Jose International Airport (SJC), we suggest you use [Super Shuttle](#) or use the [BART System](#) to the Millbrae BART station. The Hyatt Regency San Francisco Airport is about two miles from teh Millbrae Bart Station

LOCAL TRANSPORTATION..... The BART system is a great wat to get around. The Millbrae BART Station is a 35-minute walk or a 6-minute car drive. From the station you can access any-where the BART system reaches.

RENTAL CARS..... The San Francisco International Airport (SFO) offers representation from all the major car rental companies. For a complete listing and contact information please see [SFO Rental Cars](#).

The San Jose International Airport (SJC) offers a more limited selstction of car rental companie from which to choose. For a complete listing and contact information please see [SJC Rental Cars](#).

PARKING AT THE HYATT..... Hyatt Regency San Francisco Airport self-parking daily is \$6 up to one hour, \$12 up to six hours and \$25 for over six hours.

Valet Parking daily is \$10 up to one hour, \$20 up to six hours and \$30 for over six hours.

INTERNATIONAL TRAVELERS..... For information on traveling to the United States. Please vition the [U.S. Department of State website](#) for the most current information.

If you find you are in need of a Visa, contact manager@s3sconference.org for information on obtaining a letter for your embassy.

ON-SITE 2017 CONFERENCE REGISTRATION SCHEDULE

Sunday, October 15.....6:00PM to 8:00PM
Monday, October 16.....7:00AM to 5:00PM
Tuesday, October 17.....7:00AM to 5:00PM
Wednesday, October 18.....7:00AM to 12:00PM
Thursday, October 19.....7:00PM to 12:00PM

CREDIT CARD PAYMENTS..... To pay by credit card please use our ONLINE registration form.

We accept Visa, Master-Card and American Express. You will need to have the card with you when registering as you need to provide the security code when you enter your card information.

The 3-digit security code for Visa and MasterCard is located on the back of the card. The 4 digit code for American Express is located on the front of the card.

CHECK PAYMENTS..... Complete the registration form and mail it with your check to:
IEEE S3S Conference, 6930 De Celis Place, #36, Van Nuys, CA 91406
Please make the check payable to 2016 IEEE S3S Conference.

All checks must be drawn on a US bank and in US funds only.

Registration forms received without payment will not be honored.

WIRE TRANSFER PAYMENTS..... While payment may be made via bank transfer (by wiring funds), it is discouraged and there is an additional \$25 fee per transfer to cover handling costs. If a bank transfer is necessary, please contact the conference manager at manager@s3sconference.org for further instructions and the appropriate account numbers.

CANCELLATIONS..... Cancellation requests must be made in writing to the conference manager. Refund requests received by September 22, 2017 will receive a refund of registration fees less a \$50 processing fee.

All refunds will be processed after the conference.

If you have any questions please do not hesitate to contact the conference manager at manager@s3sconference.org or call (818) 795-3768

REGISTRATION

SOI-3DI-Subthreshold Microelectronics Technology Unified Conference

October 16-19, 2017 • Hyatt Regency San Francisco Airport, 1333 Bayshore Hwy, Burlingame, CA

Complete and print this page to mail in form

Click this tab to register online



NAME TO APPEAR ON BADGE	
LAST NAME, FIRST NAME, MIDDLE INITIAL	
COMPANY, AGENCY OR ACADEMIC INSTITUTION	
STUDENT REGISTRATION: Please give institution and graduation year	
PREFERRED MAILING ADDRESS	*MAIL STOP
CITY / STATE / ZIP / COUNTRY	
TELEPHONE NUMBER	
EMAIL ADDRESS	
IEEE MEMBER NUMBER	
Do you have any special needs or dietary restrictions? If YES - Please let us know so we can attempt to accommodate your needs:	

*As you want it to appear on the Conference List of Attendees

Make check payable to "2017 IEEE S3S Conference" and mail along with this completed form to:
2017 IEEE S3S CONFERENCE
6930 De Celis Place #36, Van Nuys, CA 91406

- Registrations received without payment **will not be accepted**
- Credit cards accepted via **online registration** only
- Wire Transfers must be approved in advance and are subject to a \$25 fee.
- No telephone registrations will be available

REGISTRATION FEES

Advance registration fees apply to completed forms and payment received by **September 25, 2017**

Combined Conference and Short Course (Monday thru Thurs) *by Sept 25th After Sept 25th*

IEEE Member	\$900	\$975
Non Member	\$1125	\$1225
Student IEEE Member	\$425	\$500
Student Non Member	\$525	\$620

Technical Program Only (Monday thru Wednesday)

IEEE Member	\$600	\$650
Non Member	\$750	\$800
Student IEEE Member	\$330	\$380
Student Non Member	\$400	\$450

Short Course Only (Thursday)

IEEE Member	\$400	\$450
Non Member	\$450	\$500
Student IEEE Member	\$125	\$150
Student Non Member	\$175	\$200

3D Tutorial Only (Tuesday 2:00pm)

IEEE Member	\$75
Non Member	\$100
Student IEEE Member	\$50
Student Non Member	\$75

Total Registration Fees

We welcome guests at our cookout. The cookout is included with the purchase of the Technical Program, so you do not need to purchase again. *Below is for any guests you would wish to bring with you.*

Wednesday Guest Cookout @ \$80 ea. =

TOTAL ENCLOSED

EXECUTIVE COMMITTEE

General Chair

Fred Allibert
Soitec

frederic.allibert@soitec.com

Technical Chair

Ali Khakifrooz
Intel

ali.khakifrooz@intel.com

Treasurer

Bruce Doris
IBM

bdoris@us.ibm.com

Sponsorship Chair

Olivier Faynot
CEA-LETI

olivier.faynot@cea.fr

SOI Chair

Bich-yen Nguyen
Soitec

bich-yen.nguyen@soitec.com

SubVt Chair

Mostafa Emam
Incize

mostafa.emam@incize.com

3D Chair

Zvi Or-Bach
Monolithic 3D

zvi@monolithic3d.com

Publicity Chair

Nobuyuki Sugii
Hitachi

n-sugii@ieee.org

Local Arrangements Chair

Christophe Tretz
IBM CHQ, IP and Licensing
ctretz@us.ibm.com

SENIOR COMMITTEE

FDSOI Short Course Chair

Philippe Flatresse
STMicroelectronics
philippe.flatresse@st.com

Multimedia Chair

Yuh-Yue Chen
RichWave Technology Corp.
yychen@richwave.com.tw

Poster Session Chair

Michelly De Souza
Centro Universitario da FEI
michelly@fei.edu.br

Communication Chair

Joao Antonio Martino
University of Sao paulo
martino@lsi.usp.br

Awards Chair

Meishoku Masahara
National Institute of AIST
m.masahara@aist.go.jp

Special Session Chair

Nuo Xu
Samsung
Nuo.xu@ssi.samsung.com

Rump Session Chair

Ali Keshavarzi
Leading Edge Research, LLC
kesh@ieee.org

ADVISORY COMMITTEE

Yang Du
Qualcomm

ydu@qti.qualcomm.com

Toshiro Hiramoto
University of Tokyo

hiramoto@nano.iis.u-tokyo.ac.jp

Les Palkuti
DTRA/NTS

les.palkuti@dtra.mil

Mario Pelella
ON Semiconductor

mario.pelella@onsemi.com

SOI COMMITTEE

Mike Alles
Vanderbilt University
mike.alles@vanderbilt.edu

Gary Bronner
Rambus
gbronner@rambus.com

Bruce Doris
IBM Research
bdoris@us.ibm.com

Samuel Fung
TSMC
khfung@tsmc.com

Toshiro Hiramoto
University of Tokyo
hiramoto@nano.iis.u-tokyo.ac.jp

Jong-Ho Lee
Seoul National University
jhl@snu.ac.kr

Bich-yen Nguyen
Soitec
bich-yen.nguyen@soitec.com

Shom Ponoht
Broadcom
shom@broadcom.com

Stanley (S.C.) Song
Qualcomm
ssong@qti.qualcomm.com

Steven Vitale
MIT
steven.vitale@ll.mit.edu

Fred Allibert
Soitec
frederic.allibert@soitec.com

Yuh-Yue Chen
Richwave Technology Corporation
yychen@richwave.com.tw

Olivier Faynot
CEA-LETI
olivier.faynot@cea.fr

Laurent Grenouillet
Leti
laurent.grenouillet@cea.fr

Keiji Ikeda
GNC-AIST/Toshiba
keiji.ikeda@aist.go.jp

Joao Antonio Martino
University of Sao Paulo
martino@lsi.usp.br

Les Palkuti
DTRA/NTS
les.palkuti@dtra.mil

Jamie Schaeffer
GLOBALFOUNDRIES
Jamie.Schaeffer@globalfoundries.com

Nobuyuki Sugii
Hitachi
n-sugii@ieee.org

Geng Wang
IBM
wanggeng@us.ibm.com

Ibrahim Ban
Intel
ibrahim.ban@intel.com

Kangguo Cheng
IBM
cheng@us.ibm.com

Phillipe Flatresse
STMicroelectronics
philippe.flatresse@st.com

Michel Haond
STMicroelectronics
michel.haond@st.com

Ali Khakifrooz
Intel
ali.khakifrooz@intel.com

Meishoku Masahara
National Institute of AIST
m.masahara@aist.go.jp

Mario Pelella
On Semiconductor
mario.pelella@onsemi.com

Changhwan Shin
University of Seoul
shinchoz@gmail.com

Christophe Tretz
IBM CHQ, IP and Licensing
ctretz@us.ibm.com

Nuo Xu
Samsung
Nuo.xu@ssi.samsung.com

SUBVT COMMITTEE

Huiming Bu
IBM
huiming@us.ibm.com

Michelly de Souza
Centro Universit rio da FEI
michelly@fei.edu.br

Stéphane Emery
CSEM
stephane.emery@csem.ch

Michael Fritze
Potomac Institute
mfritze@potomacinstitute.org

Lauri Koskinen
University of Turku
lauri.koskinen@utu.fi

Mingoo Seok
Columbia University
ms4415@columbia.edu

Dennis Buss
Texas Instruments
buss@ti.com

Yang Du
Qualcomm
ydu@qti.qualcomm.com

Alex Fish
Bar Ilan University
alexander.fish@biu.ac.il

Pascale Gouker
MIT Lincoln Laboratory
pgouker@ll.mit.edu

Les Palkuti
DTRA
les.palkuti@dtra.mil

Makoto Takamiya
Univ of Tokyo
mtaka@iis.u-tokyo.ac.jp

Lew Cohn
NRO
lewis.cohn@nro.mil

Mostafa Emam
Incize
mostafa.emam@incize.com

Paul Franzon
North Carolina State
paulf@ncsu.edu

Sumeet Gupta
Penn State
skgupta@psu.edu

Dan Radack
Institute for defense Analyses
dradack@ida.org

Steven Vitale
MIT Lincoln Laboratory
steven.vitale@ll.mit.edu

3D COMMITTEE

Mukta Farooq
GLOBALFOUNDRIES
mukta.farooq@globalfoundries.com

Jin-Woo Han
NASA
Jin-Woo.Han@NASA.gov

Zvi Or-Bach
Monolithic 3D
zvi@monolithic3d.com

Maud Vinet
CEA Leti
maud.vinet@cea.fr

Eugene Fitzgerald
MIT
eafitz@mit.edu

Subu Iyer
UCLA
s.s.iyer@ucla.edu

Arifur Rahman
Altera
arifur.rahman@intel.com

Philip Wong
Stanford
hspwong@stanford.edu

Paul Franzon
North Carolina State
paulf@ncsu.edu

Tsu-Jae King Liu
UC Berkeley
tking@eecs.berkeley.edu

Thomas Uhrmann
EVG
T.Uhrmann@EVGroup.com

Zhiping Zhang
University of Pennsylvania
zhipingz@seas.upenn.edu